INVITATION: Celebrate 10 Years of IEEE 1800™ SystemVerilog – 14 October 2015 – San Jose, CA USA

Forwarding an invitation for

WHAT: Celebrate 10 Years of SystemVerilog
DATE: 14 October 2015
TIME: Noon-2PM Celebration and Open Discussion
LOCATION: Cadence Design Systems, Building 10, 2655 Seely Avenue, San Jose, CA 95134

According to the invitation

We invite all who have worked to create SystemVerilog from the beginning days of Accellera to the first IEEE version to the most recent revision in 2012 to come together to celebrate and discuss the next steps in further standardization.


1 Comment

Tell me (anonymous OK)

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s