New textbook edition of Spear & Tumbush’s “SystemVerilog for Verification”

According to Chris Spear

The biggest change is that this edition can also be used as a textbook for an undergraduate or graduate course in verification of digital designs.


Once again, Chris and Greg have responded to feedback from readers, professors, and students about SystemVerilog concepts. Almost all of these conversations have been incorporated into this book as expanded explanations and code samples. Starting with chapter 2, most pages have been improved with clearer explanations and better code samples. There are over 40 new pages with new information on UVM concepts such as factory patterns.


Tell me (anonymous OK)

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s