Bromley & Vreugdenhil ask “Is There a Future for SystemVerilog Interfaces?”

Interesting white paper here by Jonathan Bromley and Gordon Vreugdenhil. They conclude

We believe that the interface construct holds considerable promise both for RTL design and for verification applications. However, we are frustrated by its failure to deliver on that promise, by its poor match of features to real user requirements, and by the inadequate LRM definition that renders it unattractive to users and impossible to implement consistently. We are confident that the SystemVerilog community can rectify all these defects, and we urge that users, language specifiers and implementers give serious attention to that project.


Tell me (anonymous OK)

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s