That which we call SystemVerilog

According to Phil Moorby

An interesting aspect of SystemVerilog is its name. Arguably, the one component not represented in the language family is systems. Maybe it is time EDA technologists stop designing overly complex languages and methodologies, and return to what made early solutions successful, a single minded focus on the problem.

More …

Advertisements

Tell me (anonymous OK)

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s