SystemVerilog 2009 ballot delayed by one month

The SystemVerilog 2009 ballot has been delayed by a month, because Mentor Graphics disclosed a potential essential patent and indicated they would not license the patent, and because it’s possible that the IEEE SA could deny standards certification in such a situation.

See also here.

Advertisements

Tell me (anonymous OK)

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s