AES encryption in 300 lines of SystemVerilog
Chris Drake recently published (HERE) an open-source AES core implemented as 300 lines of SystemVerilog. He writes
I figured out a way to capture the algorithm at a very high level so the implementation itself looks almost identical to the algorithm given in the specification.
This is Chris Drake. Thanks for mentioning my AES core
.